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Abstract-For many medical applications, neural recording 
systems should be fully implantable. Transcutaneous wires 
must be completely eliminated, and this necessitates the 
wireless transfer of power, clock, and configuration data to the 
device. We have developed, fabricated, and tested circuits that 
recover power from a wireless power transmitter and produce 
a clock from its carrier. A novel data recovery scheme is also 
presented that allows configuration and command data to be 
recovered from the amplitude-modulated power waveform. 
This scheme is robust against glitches and offsets, and requires 
a minimum modulation depth of 29%. All of these circuits 
together consume 0.366 mm2 of area in a 0.5-/lm CMOS 
process and have a total current draw of 511 /lA. 
I. INTRODUCTION 
Studying neural activity in the brain is a fast-growing 
area of research. The understanding developed through these 
studies has the potential to benefit many victims of spinal 
cord injury and other neurological disorders. Clinical trials 
have recently begun that enable severely motor-impaired 
individuals to manipulate a computer interface or prosthesis 
via a direct link from the brain [1]. As these technologies 
mature, many applications that are not currently practical 
will become feasible. These will significantly benefit both 
medicine and science. 
Neural data is frequently obtained using microelectrode 
arrays, such as the Utah Electrode Array (UEA) [2], [3]. 
However, current systems using these microelectrode arrays 
require a direct wired connection through the skin to 
equipment outside the body. These transcutaneous cables 
can introduce noise into the neural signals and also increase 
the risk of mechanical failure and infection [4], [5]. An 
alternative is to include electronics with the implant that can 
amplify the signals, digitize them, and transmit the 
information outside the body via RF telemetry. This method, 
however, requires that the microelectronics included with the 
implant also be powered without the use of wires passing 
through the skin. In addition, it is important to be able to 
communicate clock and configuration information to the 
implant along with this power signal. 
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We have developed circuits that can wirelessly recover 
power, clock, and configuration data for a fully-implantable 
neural recording system. These circuits are part of a 
proposed neural interface that will include an integrated 
circuit (IC) that can amplify neural signals and transmit them 
outside the body. This IC is flip-chip bonded onto the back 
of the Utah Electrode Array. A specially fabricated gold on 
poly imide pickup coil [6] and a few surface mount devices 
(SMDs) are also included in the package. 
The coil will receive the AC power signal, and 
electronics on the IC will rectify and regulate it to a stable 
3.3 VDC supply to be used across the rest of the chip. 
Configuration data will be amplitude modulated on top of the 
power waveform, and clock information will be taken from 
the carrier frequency of the same signal. Power, clock, and 
data recovered by these circuits are all crucial to the 
operation of the neural amplifiers, analog-to-digital converter 
(ADC), and transmitter included on the Ie. 
Amplitude modulation is a common method used for 
sending configuration data into implantable devices at fairly 
slow data rates [7], [8]. Care must be taken to select an 
encoding scheme that is compatible with the demodulation 
circuitry. Higher data rates have recently been achieved 
using FSK (Frequency Shift Keying) modulation [9], but the 
slower rate is adequate for our application. 
The remainder of this paper is organized as follows. 
Section II describes the circuits that will rectify the power 
signal and regulate it to a stable dc supply voltage, as well as 
the method of clock recovery. Section III introduces a novel 
data recovery scheme that is compatible with low-power, 
robust data recovery circuitry, and describes this circuitry in 
detail. Testing and results are discussed in Section IV, and 
conclusions are drawn in Section V. 
II. POWER AND CLOCK RECOVERY 
A. Power recovery 
Power in the proposed system will be transmitted over an 
inductive link operating at a frequency of 2.64 MHz. A 5-
mm diameter receiving coil on the implant will be used for 
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Figure I . COl11poncnls rC4uircd for power recovery. 
power reception. and o ne or IwO off -chip SMD capacitors 
are uscd 10 resonate wilh the coil. All tile requi red blocks for 
power reeove!)' arc shown in Fig. I. With Ihe exception of 
Ihe coil, resonating capacitors. and a fairly s lTIa ll smoothing 
capacitor. all of tltis circuill}, is included o n a single 
integmted circuit . 
nlc integrated rectifier was adapted fmm 11 01 and uses 
noati ng wells and parasitic diodes to approximate the 
behavior of a standard discrclc-diodc full-wave bridge 
recti fi er. The output o f the rectifier req ui res a prohibitively 
large capacitance for smoothing. This must be included with 
the implant as an SMD co mponent, simila r to the resonating 
capaci tors. 
The bandgap voltage reference, adapted from III J, a nd 
the pFET voltage regulato r were de, 'clopcd previously in our 
lab 11 21. The usc o f a pFET type \'oltagc regulato r allows 
for a , 'el)' slllll ll dropout voltagc. This is critical for lo\\'-
power operatio n since all the currents 011 the c hip arc 
supphed through tlLis circuit. The total power dissipation. 
then, is not f lOIaJ X V r<gu!al<>,j, but I lOIalxV"""",,,lat,d. 
B. Clock Recovery 
Clock recovel)' is accomplished using a Schmitt triggcr 
that edgc-triggers a D nip-flop with its inverting output tied 
to its input, as reported in 151. TIle hysteresis of tile Sc1mLitt 
trigger provides a clean dig ital pulse, a nd tile subsequent 
nip-nop reduccs the frequency by ha lf a nd gU<1mntees a 50% 
duty cycle. This is necessal)' since the power wavcfonn will 
have a consta nt frequency, but is not likely to have a duty 
eycle of precisely 50%. Dividing the clock down further can 
yield other clock frequencies, such as 330 kHz. which is 
convenient for the ADC and data reeove!)' cireuits. 
lIl . D ATA R ECOVERY 
As discussed abo,"e, it is nccesS<l!)' to send configumtion 
data to the implant. TIlese data arc used to select an 
electrode channel to be digitized by the ADC. to set a global 
thresho ld level for spike detection. and to power on or off 
individual amplifiers across the chip. In futu re implants, 
these dma could be used to communicate chip identification 
infonnatiOiL send cOllllmmds to tllC RF transmiller. or 
modify othe r settings as detennined at desig n time . TIle d:lta 
is amplitude modulmed on top of the power wavefonn, and 
must be demodulated. synchroni7..ed. and stored in a way tllt1t 
a llows easy access to the infonnation. 
A. DolO Recovery Scheme 
A suitable data recovery scheme must provide some way 
o f sy nc hronizing to the incoming data signal to avoid bit 
skew o r glitches near transitions. Also, the previously 
designed demodulator circuits require that the average va lue 
o f the data signa l be approxillllltely halfway between its high 
a nd low values. Therefore, it is nccessal)' to use a n encoding 
scilCme tlwt ensures both high a nd low values for each bit of 
data. such :IS Manchester encoding. In additio n. tllCre ma.y 
be offset vo!t<lges in the demodulator circuit tha t affect the 
average envelope va lue, so it would be helpful to have a 
sche me that could be easily adjusted to mise or lower tlLis 
average value. 
TllC (bta sche me chosen takes all of these factors into 
account. It consists o f a sho rt pulse to represent a low value 
a nd a long pulse to represent a high , 'a lue as shown in Fig. 2. 
In o rder to sa mple the elata, it is tICCCSS<lI)' to delect <1 low-to-
lLigh transition on tile incoming data sigtlt1\. and then count a 
fixed amount of time 6 t be fore sampling. The data pulse 
widths are defi ned so that a short pulse is shoner limn 6 t and 
:1 long pulse is longer than 6 t. n lCrefore. sa mpling :It time 
.6t will yield a '0 ' for a sho rt pulse and a ' I ' for a long pliise. 
This scheme syncltroni;r..es to each bit individually so 
there is 110 possibility for bit skew. It Ims lLigh and low 
vailies for each bit, but is insens itive to the space between the 
bits, so tlLis time can be :ldjusted to account for offsets tllt'l t 
may be present in tl lC demodulator circuitl)'. In addition. the 
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because it samples long before or long after the tmnsition. It 
is also a simple I1'talter to design the rccove!)' circuitl)' to be 
robust against glitches 011 the leading edge on the pulses. 
B. Dara Recovery Circuits 
TIle recove/)' c ircuit /), requircd for the scheme desc ribed 
above consists of AM demodulation circuitry, a positive 
cdge detecting cireuit that triggcrs an input length coulllcr, a 
cireuit to check for a header for fmme synchronization. a bit 
counter to shift in tile correct number of bits. and a series of 
shift registers tha t can be placed across the chip for easy data 
access. Each of thcse comJxme nts will be deseribed in more 
detail in the following pamgraphs. 
I) AM Demodlllaror 
The fi rst step in the process of data recovery is to 
demodulate the signal from the power wavefonn. This was 
already developed in our lab [51 and consists of seveml 
pieces: ( I) a pre-fi lter to allenlJate the signal alld avo id 
dangerously high voltages. (2) all envelope detector. (3) a 
low-pass filter to fi nd the avemge , 'alue of the em'ciope. and 
(4) a comparator to compare the envelope to its avemge. 
It should be noted tltat this circuit was designed to 
receive data at a rate of about 10 kbps. This is a ve/)' slow 
rate when eomp.:1.red with the ope mtion of tile rest of the 
chip. It is tllerefore suitable for configuration-type data only 
and nol for real-time communication with the components on 
the chip. This is acceplable for our application. However. 
for future neuml stimulation :lpplicatioJls it will be necessary 
to redesign this cireuit!), fo r faste r openllioll or design 
stimulation options tltat can be selected by configuration bits . 
2) Edge Deleelion and IlIplil Lenglh Counter 
Fig. 3 shows a high level view of the edge detection and 
~t-counter. The counter and delay blocks arc made up of 
nip-nops in standard configur.l tions. While the edge 
detection ci rcuit is waiting for a new bit, the va lue of the 
nip-nop in Fig. 3 is zero. This disables the counter. so that it 
cannot genemte the ~t nag that causes data to be sampled. 
Qbar is high in this case, so a positive tmnsition on the data 
will toggle the nip-flop and enable the counter. Qbar is then 
low. so tile output of tile AND gate will not change even if 
there is a glitch on the data signaL 
Once the 6t-counter is enabled it will COUlIl a specified 
amount of time. We chose a ~t value of 48.5 lis. This 
corresponds to an approxim.ate IOkbps data mte and is a 
convenient multiple of the local clock running at 330 kHz: 
16 x ( I 1330kHz) = 48.5 JlS (I) 
With a counter using fi ve nip-flops. the ~t signal will go 
high after 48.5 liS, siglk1ling Ih.at a s.ample be t.akell and also 
feeding back to reset the edge detection nip-nop. This nip-
nap in tum diSlbles the counter and begins waiting for a new 
positive tmns ition on the data signaL The delay buffer is 
necessary bec.ause of the feedb.ack in Ihe circuit and ensures 
a clea n digital pulse on 6 1. 
"''' 
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Figure 3. Circuits for edge detection and input1ength connt. 
3) Shifl-Load Registers 
The input length (61) pulse indicates when to sample the 
data signa l. Rather titan shifting all the d.1ta through each 
eOllfigumtioll register on the chip, we use two flip-nops for 
each configumtion bit. These "shift-load" registers shift in 
dma serially. but have another set of registers to .act as 
working registers on the chip. These are .all lo.aded in 
parallel once a fmme of d:lta has been complete ly shifted in. 
4) Header Check and Bil COII/ll 
Fig. 4 shows the circuits for header check and fm me bit 
count. We usc a string of shift registers witll their outputs 
tied to a four-input NAN D gate as a header check. TIns 
corresponds to a header of four subsequent ' I 's. After 
identifyi ng the header, the clock to the header-check shift 
registers is gated, making it blind to ineonnng data. At the 
sa me time. a counter is enabled wInch counts lngh enough to 
allow an entire frame of dam 10 be rcceh'ed. The bit counter 
implemented is similar to that used to generate tile 6 t signal, 
but it contains eight ni p-nops. counting 10 128. This is 
currently more bits Ih.an shift -load registers on the chip 
(-95), but accepting extra bits eliminates the need for 
combina tional logic on the output of the counter. and it is 
easy to provide spacer bits to m.ake the count correct. 
The output of tile bit counter gener.ltes an update signal. 
indicating to the shift-load registers .across the chip th.at the 
fmme is complete and to load the working registers. TIlis 
signal is also used to reset the header check. which in tum 
disables the bit counter. Everything rests in tile initial state 
lImil another he.ader is received. Ag.ain. dclay buffers are 
used fo r fcedb.ack signals to eliminate unpredictllble or 
glitehy behavior. 
I V . T ESTING AND R ESULTS 
The circuits fo r power, clock, and datH recove/)' were 
fabricated in 0.5-Jlm 3-l1Ietal. 2-poly CMOS process and 
Data 
., '" - ~ Shift Regislers rL' Delay 
2x ' .J- elk 
C- ,-
n Bit Counter c~Delay r 
shift update 
Fignr.:: 4. Header ch~'Ck and fmme bit counter. 
5085 
Authorized licensed use limited to: The University of Utah. Downloaded on June 30,2010 at 22:08:19 UTC from IEEE Xplore.  Restrictions apply. 
together consumed an area of 915 lun x 400 lun. The results 
presented here were all obtained with the chip powered 
wirelessly over a 2.64 MHz inductive link. The distance 
betwee n coils in tltis link was approximately 1.5 cm. 
.4 . Power Receplion and Clock Recovery 
In order to obtain a 3.3 VDC output, the minimum 
required input coil voltage was 5.7 Vpc.... TIle regulalOr 
dropout vo ltage with a load of 3 lilA (typical for powering 
the enti re implant) was 0.25 V. Load regulaLion from 2 to JO 
mA was 0. 15 % and line regulation from 3.5 to 8.0 V was 
beller than 0.30 Oft/V. Ripple on the regulated supply was 
250 mVw. 
Current draw of the rectifie r, ba ndgap, and regulator 
cireuits was 440 " A. Note thatthc ex.1ct power consumption 
of all cireuits on the chip may va!)' depending on the 
unregulated supply voltage, which lIlay be significantly 
higher than the minilllum required. Therefore, we wi ll report 
power consumption for all cireuits in tenns of current draw. 
TIle clock recove!)' circuit produced a clean digital signal 
with a frequency of 1.32 MHz and a 50% duty cycle as 
expected. Clock reco"e!)' current draw was 28 IIA. 
B. Dolo Recovery 
Fig. 5 shows measured results from the operation of the 
data recovery cireuitry. It shows the received power 
wavefonn on the interna l coil. the recovered envelope of the 
wavefonn, the digital output of the demodulation circuit!)', 
and the sa mple signal that indicates when to shift the data 
signal into shift registe rs. 
Note that there is an e rroneous sample pulse afte r the 
falling edge of the last data pul se. TIlis is due to an oversight 
in the implementation of the proposed datll scheme. After 
sampling the correct value of a pu lse. the edge detection 
cireuit !)' is re-cnablcd such that a glitch on the trailing edge 
of 1I long pulse may inadvertently trigger another input 
length cOllnt and sample. It is a simple mailer to remedy lhis 
problem with a sma ll amount of additional digital circuit!)', 
which has already been de"cloped for futu re revisions. 
• I" 
-j 
Figur~ 5. ~·[easured wawfonns of data being demodulated and sampled. 
The maximum input bit rate was linuted to 6 .5 kbps by 
the external power transnUller (a class E amplifier). The 
minimum requi red modulation depth was 29%, resulting in a 
typical '·low" rece ive coil voltage of 5.7 Vv<ak and a typical 
"high" receive coil voltage of 8.0 V pc"". Current draw for the 
data reco"e!)' circuit!)' was 43 IlA . 
V. CONCLUSIONS 
We ha"e presented cireuits for power. clock, and data 
recove!)' to be used in a fu lly-implantable neural recording 
system. All of these circuits together dmw 5 11 ItA of 
current, corresponding to 1.81 mW with a minimum rece ive 
coil voltage. The rectifier used docs not require bulk), ofT-
chip diodes and the clock recovery cireuit produces a clock 
signal Witll a 50 % duty cycle regardless of the duty cycle of 
the received power wavefonn. A novel data reeovc!)' 
scheme h:1S bee n proposed wltich is robust agai nst offsets 
and glitches. Each of these cireuits provides functionality 
that is critica l to the rea lization of a fully-implantable 
biomedical implant. 
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